专利名称 | Method and apparatus for reconstructing the address of the next instruction to be completed in a pipelined processor | ||
申请号 | EP96103463 | 申请日 | |
公开(公告)号 | EP736830A1 | 公开(公告)日 | |
申请(专利权)人 | INTERNATIONAL BUSINESS MACHINES CORPORATION | 发明人 | CHAN KIN SHING; CHUANG CHIAO MEI; MARCHIORO ALESSANDRO |
专利来源 | 国家知识产权局 | 转化方式 | |
摘要 |
A computer processing unit is provided that includes an apparatus for generating an address of the next instruction to be completed. The apparatus includes a first table for storing a plurality of entries each corresponding to a dispatched instruction, each entry comprising an identifier that identifies the corresponding instruction and a status bit that indicates if the corresponding instruction is completed; a second table for storing a plurality of entries each corresponding to dispatched branch instructions, each entry comprising the same identifier stored in the first table, a target address of the dispatched branch instruction and a resolution status field that indicates at least if the corresponding branch instruction has been resolved taken or has been resolved not taken; program counter update logic that, in each machine cycle, updates a program counter to store and output the address of the next instruction to be completed according to the entries stored in the first table and the second table. Because the first and second tables employ efficient identification tags to identify instructions that modify the control flow of the execution pipeline and the target address of such instructions, the computer processing unit of the present invention need not store the full address of each instruction in the execution pipeline to update the program counter as is conventional, and thus saves real estate that may be used for other circuitry. |
主管部门:海南中小企业服务 | 建设单位:海南商业联合会
版权所有:海南商业联合会 | 备案号:粤ICP备13083911号(ICP加挂服务)@2017